Double Thyristor Module For Phase Control MTx-130-28-F

Electrically isolated base plate
Industrial standard package
Simplified mechanical design, rapid assembly
Pressure contact

Mean on-state current		I_{TAV}	130 A		
Repetitive peak off-state voltage		V_{DRM}	2400...2800 V		
Repetitive peak reverse voltage		V_{RRM}			
Turn-off time		t_q	250 µs		
V_{DRM}, V_{RRM}, V	2400		2600		2800
Voltage code	24		26		28
T_j, °C	–40...+125				

MT3



MT4









MT/D3



MD/T3



MT/D5

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Maximum allowable mean on-state current	A	130	T_c= 85 °C; 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	204		
I_{TSM}	Surge on-state current	kA	3.4 4.0	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=10 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 μs; di_G/dt≥1 A/μs
			3.5 4.0	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=8.3 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 μs; di_G/dt≥1 A/μs
I^2t	Safety factor	$A^2s{\cdot}10^3$	50 80	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=10 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 μs; di_G/dt≥1 A/μs
			50 60	T_j=$T_{j\,max}$ T_j=25 °C	180° half-sine wave; t_p=8.3 ms; single pulse; V_D=V_R=0 V; Gate pulse: I_G=2 A; t_{GP}=50 μs; di_G/dt≥1 A/μs
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	2400...2800	$T_{j\,min}$< T_j <$T_{j\,max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2500...2900	$T_{j\,min}$< T_j <$T_{j\,max}$; 180° half-sine wave; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.6{\cdot}V_{DRM}$ $0.6{\cdot}V_{RRM}$	T_j=$T_{j\,max}$; Gate open	
TRIGGERING					
I_{FGM}	Peak forward gate current	A	5	T_j=$T_{j\,max}$	
V_{RGM}	Peak reverse gate voltage	V	5		
P_G	Gate power dissipation	W	3	T_j=$T_{j\,max}$ for DC gate current	
SWITCHING					
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/μs	200	T_j=$T_{j\,max}$; V_D=$0.67{\cdot}V_{DRM}$; I_{TM}=2 I_{TAV}; Gate pulse: I_G=2 A; V_G=20 V; t_{GP}=50 μs; di_G/dt=2 A/μs	
THERMAL					
T_{stg}	Storage temperature	°C	–40...+50		
T_j	Operating junction temperature	°C	–40...+125		
$T_{c\,op}$	Operating temperature	°C	–40...+125		
MECHANICAL					
a	Acceleration under vibration	m/s^2	50		

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	1.80	T_j=25 °C; I_{TM}= 500 A	
$V_{T(TO)}$	On-state threshold voltage, max	V	0.85	T_j=$T_{j\,max}$; 0.5 π I_{TAV} < I_T < 1.5 π I_{TAV}	
r_T	On-state slope resistance, max	mΩ	2.400		
I_L	Latching current, max	mA	500	T_j=25 °C; V_D=12 V; Gate pulse: I_G=2 A; t_{GP}=50 µs; di_G/dt≥1 A/µs	
I_H	Holding current, max	mA	250	T_j=25 °C; V_D=12 V; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	40 2.50	T_j=$T_{j\,max}$ T_j= 25 °C	V_D=V_{DRM}; V_R=V_{RRM}
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage[1], min	V/µs	1000	T_j=$T_{j\,max}$; V_D=0.67·V_{DRM}; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	T_j= $T_{j\,min}$ T_j=25 °C T_j= $T_{j\,max}$	V_D=12 V; I_D=3 A; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	400 250 200	T_j= $T_{j\,min}$ T_j= 25 °C T_j= $T_{j\,max}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.25	T_j=$T_{j\,max}$; V_D=0.67·V_{DRM}; Direct gate current	
I_{GD}	Gate non-trigger direct current, min	mA	10.00		
SWITCHING					
t_{gd}	Delay time, max	µs	2.50	T_j=25 °C; V_D=1500 V; I_{TM}=I_{TAV}; di/dt=200 A/µs; Gate pulse: I_G=2 A; V_G=20 V; t_{GP}=50 µs; di_G/dt=2 A/µs	
t_q	Turn-off time[2], max	µs	250	dv_D/dt=50 V/µs; T_j=$T_{j\,max}$; I_{TM}=200 A; di_R/dt=-10 A/µs; V_R=100V; V_D=0.67 V_{DRM};	
THERMAL					
R_{thjc}	Thermal resistance, junction to case				
	per module	°C/W	0.0950	180° half-sine wave, 50 Hz	
	per arm	°C/W	0.1900		
	per module	°C/W	0.0900	DC	
	per arm	°C/W	0.1800		
R_{thch}	Thermal resistance, case to heatsink				
	per module	°C/W	0.0300		
	per arm	°C/W	0.0600		
INSULATION					
V_{ISOL}	Insulation test voltage	kV	3.00	Sine wave, 50 Hz; RMS	t=60 sec
			3.60		t=1 sec
MECHANICAL					
M_1	Mounting torque (M6)[3]	Nm	6.00	Tolerance ± 15%	
M_2	Terminal connection torque (M6)[3]	Nm	6.00	Tolerance ± 15%	
m	Weight, max	g	350		

PART NUMBERING GUIDE

MT	3	-	130	-	28	-	A2	M2	-	F	-	N
1	2		3		4		5	6		7		8

1. Thyristor module (MT)
   Thyristor – Diode module (MT/D)
   Diode – Thyristor module (MD/T)
2. Circuit Schematic:
3. Average On-state Current, A
4. Voltage Code
5. Critical rate of rise of off-state voltage
6. Group of turn-off time (dv_D/dt=50 V/μs)
7. Package Type (M.F)
8. Ambient Conditions:
   N – Normal

NOTES

[1] Critical rate of rise of off-state voltage

Symbol of group	A2
$(dv_D/dt)_{crit}$, V/μs	1000

[2] Turn-off time (dv_D/dt=50 V/μs)

Symbol of group	M2
t_q, μs	250

[3] The screws must be lubricated

UL certified file-No. E255404