




Electrically isolated base plate
 Industrial standard package
 Simplified mechanical design, rapid assembly
 Pressure contact

Double Thyristor Module For Phase Control **MTx-540-18-A2**

Mean on-state current	I _{TAV}	540 A	
Repetitive peak off-state voltage	V _{DRM}		
Repetitive peak reverse voltage	V _{RRM}	1400 ÷ 1800 V	
Turn-off time	t _q	250 µs	
V _{DRM} , V _{RRM} , V	1400	1600	1800
Voltage code	14	16	18
T _j , °C	- 40 ÷ 130		



All dimensions in millimeters (inches)

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	540	$T_c=85^\circ C$;	
I_{TRMS}	RMS on-state current	A	845	180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	15.5 18.0	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μs ; $di_G/dt \geq 1$ A/ μs
			17.0 20.0	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μs ; $di_G/dt \geq 1$ A/ μs
I^2t	Safety factor	$A^2s \cdot 10^3$	1200 1620	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μs ; $di_G/dt \geq 1$ A/ μs
			1195 1660	$T_j=T_{j\max}$ $T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μs ; $di_G/dt \geq 1$ A/ μs
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	1400÷1800	$T_{j\min} < T_j < T_{j\max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1500÷1900	$T_{j\min} < T_j < T_{j\max}$; 180° half-sine wave; 50 Hz; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j=T_{j\max}$; Gate open	
TRIGGERING					
I_{FGM}	Peak forward gate current	A	8	$T_j=T_{j\max}$	
V_{RGM}	Peak reverse gate voltage	V	5		
P_G	Gate power dissipation	W	4	$T_j=T_{j\max}$ for DC gate current	
SWITCHING					
$(di_I/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	A/ μs	400	$T_j=T_{j\max}$; $V_D=0.67 \cdot V_{DRM}$; $I_{TM}=2 I_{TAV}$; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μs ; $di_G/dt \geq 1$ A/ μs	
THERMAL					
T_{stg}	Storage temperature	°C	-40 ÷ 125		
T_j	Operating junction temperature	°C	-40 ÷ 130		
MECHANICAL					
a	Acceleration under vibration	m/s ²	50		

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
V_{TM}	Peak on-state voltage, max	V	1.50	$T_j=25\text{ }^\circ\text{C}; I_{TM}=1570\text{ A}$
$V_{T(TO)}$	On-state threshold voltage, max	V	0.85	$T_j=T_{j\max}$;
r_T	On-state slope resistance, max	$\text{m}\Omega$	0.320	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$
I_L	Latching current, max	mA	1000	$T_j=25\text{ }^\circ\text{C}; V_D=12\text{ V};$ Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}; di_G/dt \geq 1\text{ A}/\mu\text{s}$
I_H	Holding current, max	mA	300	$T_j=25\text{ }^\circ\text{C};$ $V_D=12\text{ V};$ Gate open
BLOCKING				
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	70	$T_j=T_{j\max}$; $V_D=V_{DRM}; V_R=V_{RRM}$
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage, min	$\text{V}/\mu\text{s}$	1000	$T_j=T_{j\max}$; $V_D=0.67V_{DRM};$ Gate open
TRIGGERING				
V_{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	$T_j=T_{j\min}$ $T_j=25\text{ }^\circ\text{C}$ $T_j=T_{j\max}$
I_{GT}	Gate trigger direct current, max	mA	400 250 200	$T_j=T_{j\min}$ $T_j=25\text{ }^\circ\text{C}$ $T_j=T_{j\max}$
V_{GD}	Gate non-trigger direct voltage, min	V	0.25	$T_j=T_{j\max}$; $V_D=0.67V_{DRM};$
I_{GD}	Gate non-trigger direct current, min	mA	10.00	Direct gate current
SWITCHING				
t_{gd}	Delay time	μs	2.00	$T_j=25\text{ }^\circ\text{C}; V_D=0.4V_{DRM}; I_{TM}=I_{TAV};$ Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}; di_G/dt \geq 1\text{ A}/\mu\text{s}$
t_q	Turn-off time, max	μs	250	$dv_D/dt=50\text{ V}/\mu\text{s}; T_j=T_{j\max}; I_{TM}=I_{TAV};$ $di_R/dt=10\text{ A}/\mu\text{s}; V_R=100\text{ V};$ $V_D=0.67V_{DRM};$
THERMAL				
R_{thjc}	Thermal resistance, junction to case			
	per module	$^\circ\text{C}/\text{W}$	0.0325	180° half-sine wave, 50 Hz
	per arm	$^\circ\text{C}/\text{W}$	0.0650	
	per module	$^\circ\text{C}/\text{W}$	0.0310	DC
	per arm	$^\circ\text{C}/\text{W}$	0.0620	
R_{thch}	Thermal resistance, case to heatsink			
	per module	$^\circ\text{C}/\text{W}$	0.0100	
	per arm	$^\circ\text{C}/\text{W}$	0.0200	
INSULATION				
V_{ISOL}	Insulation test voltage	kV	3.00	Sine wave, 50 Hz; $t=1\text{ min}$
			3.60	RMS $t=1\text{ sec}$
MECHANICAL				
M_1	Mounting torque (M6) ¹⁾	Nm	6.00	Tolerance $\pm 15\%$
M_2	Terminal connection torque (M10) ¹⁾	Nm	12.00	Tolerance $\pm 15\%$
w	Weight	g	1500	

PART NUMBERING GUIDE	NOTES																				
<table border="1" data-bbox="112 125 758 193"> <tr> <td>MT</td><td>3</td><td>-</td><td>540</td><td>-</td><td>18</td><td>-</td><td>A2</td><td>-</td><td>N</td> </tr> <tr> <td>1</td><td>2</td><td></td><td>3</td><td></td><td>4</td><td></td><td>5</td><td></td><td>6</td> </tr> </table> <p> 1. Thyristor module (MT) Thyristor – Diode module (MT/D) Diode – Thyristor module (MD/T) 2. Circuit Schematic: 3 – serial connection 4 – common Cathode 5 – common Anode 3. Average On-state Current, A 4. Voltage Code 5. Package Type (M.A2) 6. Ambient Conditions: N – Normal </p>	MT	3	-	540	-	18	-	A2	-	N	1	2		3		4		5		6	<p>¹⁾ The screws must be lubricated</p>
MT	3	-	540	-	18	-	A2	-	N												
1	2		3		4		5		6												



UL certified file-No. E255404

The information contained herein is confidential and protected by Copyright
 In the interest of product improvement, Proton-Electrotex reserves the right to change data sheet without notice.