




Electrically isolated base plate  
Industrial standard package  
Simplified mechanical design, rapid assembly  
Pressure contact

**Double Thyristor Module  
For Phase Control  
MTx-165-22-F**

Mean on-state current	I <sub>TAV</sub>	165 A
Repetitive peak off-state voltage	V <sub>DRM</sub>	
Repetitive peak reverse voltage	V <sub>RRM</sub>	2000 ÷ 2200 V
Turn-off time	t <sub>q</sub>	125 µs
V <sub>DRM</sub> , V <sub>RRM</sub> , V	2000	2200
Voltage code	20	22
T <sub>j</sub> , °C	- 40 ÷ 125	



## MAXIMUM ALLOWABLE RATINGS


Symbols and parameters		Units	Values	Test conditions	
<b>ON-STATE</b>					
$I_{TAV}$	Mean on-state current	A	165	$T_c = 85^\circ C$ ; 180° half-sine wave; 50 Hz	
$I_{TRMS}$	RMS on-state current	A	259		
$I_{TSM}$	Surge on-state current	kA	4.7 5.5	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; 50 Hz ( $t_p = 10$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ $\mu s$ ; $di_G/dt \geq 1$ A/ $\mu s$
			5.0 5.8	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; 60 Hz ( $t_p = 8.3$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ $\mu s$ ; $di_G/dt \geq 1$ A/ $\mu s$
$I^2t$	Safety factor	$A^2 s \cdot 10^3$	110 145	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; 50 Hz ( $t_p = 10$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ $\mu s$ ; $di_G/dt \geq 1$ A/ $\mu s$
			100 135	$T_j = T_{j \max}$ $T_j = 25^\circ C$	180° half-sine wave; 60 Hz ( $t_p = 8.3$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ $\mu s$ ; $di_G/dt \geq 1$ A/ $\mu s$
<b>BLOCKING</b>					
$V_{DRM}, V_{RRM}$	Repetitive peak off-state and Repetitive peak reverse voltages	V	2000÷2200	$T_{j \min} < T_j < T_{j \max}$ ; 180° half-sine wave; 50 Hz; Gate open	
$V_{DSM}, V_{RSM}$	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	2100÷2300	$T_{j \min} < T_j < T_{j \max}$ ; 180° half-sine wave; 50 Hz; single pulse; Gate open	
$V_D, V_R$	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j = T_{j \max}$ ; Gate open	
<b>TRIGGERING</b>					
$I_{FGM}$	Peak forward gate current	A	5	$T_j = T_{j \max}$	
$V_{RGM}$	Peak reverse gate voltage	V	5		
$P_G$	Gate power dissipation	W	3	$T_j = T_{j \max}$ for DC gate current	
<b>SWITCHING</b>					
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	A/ $\mu s$	500	$T_j = T_{j \max}$ ; $V_D = 0.67 \cdot V_{DRM}$ ; $I_{TM} = 2 I_{TAV}$ ; Gate pulse: $I_G = 2$ A; $t_{GP} = 50$ $\mu s$ ; $di_G/dt \geq 1$ A/ $\mu s$	
<b>THERMAL</b>					
$T_{stg}$	Storage temperature	°C	-40 ÷ 125		
$T_j$	Operating junction temperature	°C	-40 ÷ 125		
<b>MECHANICAL</b>					
a	Acceleration under vibration	$m/s^2$	50		

## CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
<b>ON-STATE</b>						
V <sub>TM</sub>	Peak on-state voltage, max	V	1.50	T <sub>j</sub> =25 °C; I <sub>TM</sub> = 500 A		
V <sub>T(TO)</sub>	On-state threshold voltage, max	V	0.80	T <sub>j</sub> =T <sub>j</sub> max; 0.5 π I <sub>TAV</sub> < I <sub>T</sub> < 1.5 π I <sub>TAV</sub>		
r <sub>T</sub>	On-state slope resistance, max	mΩ	1.350	T <sub>j</sub> =25 °C; V <sub>D</sub> =12 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 μs; di <sub>G</sub> /dt≥1 A/μs		
I <sub>L</sub>	Latching current, max	mA	500	T <sub>j</sub> =25 °C; V <sub>D</sub> =12 V; Gate open		
I <sub>H</sub>	Holding current, max	mA	250	T <sub>j</sub> =25 °C; V <sub>D</sub> =12 V; Gate open		
<b>BLOCKING</b>						
I <sub>DRM</sub> , I <sub>RRM</sub>	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	30	T <sub>j</sub> =T <sub>j</sub> max; V <sub>D</sub> =V <sub>DRM</sub> ; V <sub>R</sub> =V <sub>RRM</sub>		
(dv <sub>D</sub> /dt) <sub>crit</sub>	Critical rate of rise of off-state voltage, min	V/μs	1000	T <sub>j</sub> =T <sub>j</sub> max; V <sub>D</sub> =0.67 V <sub>DRM</sub> ; Gate open		
<b>TRIGGERING</b>						
V <sub>GT</sub>	Gate trigger direct voltage, max	V	4.00 2.50 2.00	T <sub>j</sub> = T <sub>j</sub> min T <sub>j</sub> =25 °C T <sub>j</sub> = T <sub>j</sub> max	V <sub>D</sub> =12 V; I <sub>D</sub> =3 A; Direct gate current	
I <sub>GT</sub>	Gate trigger direct current, max	mA	400 250 200	T <sub>j</sub> = T <sub>j</sub> min T <sub>j</sub> = 25 °C T <sub>j</sub> = T <sub>j</sub> max		
V <sub>GD</sub>	Gate non-trigger direct voltage, min	V	0.25	T <sub>j</sub> =T <sub>j</sub> max; V <sub>D</sub> =0.67 V <sub>DRM</sub> ;		
I <sub>GD</sub>	Gate non-trigger direct current, min	mA	10.00	Direct gate current		
<b>SWITCHING</b>						
t <sub>gd</sub>	Delay time	μs	2.50	T <sub>j</sub> =25 °C; V <sub>D</sub> =0.4 V <sub>DRM</sub> ; I <sub>TM</sub> =I <sub>TAV</sub> ; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 μs; di <sub>G</sub> /dt≥1 A/μs		
t <sub>q</sub>	Turn-off time, max	μs	125	dv <sub>D</sub> /dt=50 V/μs; T <sub>j</sub> =T <sub>j</sub> max; I <sub>TM</sub> =200 A; di <sub>R</sub> /dt=-10 A/μs; V <sub>R</sub> =100V; V <sub>D</sub> =0.67 V <sub>DRM</sub> ;		
Q <sub>rr</sub>	Total recovered charge, max	μC	855	T <sub>j</sub> =T <sub>j</sub> max; I <sub>TM</sub> = 200 A ;		
t <sub>rr</sub>	Reverse recovery time, max	μs	18	di <sub>R</sub> /dt=-10 A/μs ;		
I <sub>rrM</sub>	Peak reverse recovery current, max	A	95	V <sub>R</sub> =100 V		
<b>THERMAL</b>						
R <sub>thjc</sub>	Thermal resistance, junction to case			180° half-sine wave, 50 Hz		
	per module	°C/W	0.0900			
	per arm	°C/W	0.1800			
	per module	°C/W	0.0850	DC		
	per arm	°C/W	0.1700			
R <sub>thch</sub>	Thermal resistance, case to heatsink					
	per module	°C/W	0.0300			
	per arm	°C/W	0.0600			
<b>INSULATION</b>						
V <sub>ISOL</sub>	Insulation test voltage	kV	3.00	Sine wave, 50 Hz; t=1 min		
			3.60			
<b>MECHANICAL</b>						
M <sub>1</sub>	Mounting torque (M6) <sup>1)</sup>	Nm	6.00	Tolerance ± 15%		
M <sub>2</sub>	Terminal connection torque (M6) <sup>1)</sup>	Nm	6.00	Tolerance ± 15%		
w	Weight	g	320			

PART NUMBERING GUIDE	NOTES																				
<table border="1" data-bbox="112 125 758 197"> <tr> <td>MT</td><td>3</td><td>-</td><td>165</td><td>-</td><td>22</td><td>-</td><td>F</td><td>-</td><td>N</td> </tr> <tr> <td>1</td><td>2</td><td></td><td>3</td><td></td><td>4</td><td></td><td>5</td><td></td><td>6</td> </tr> </table> <p>         1. Thyristor module (MT)          Thyristor – Diode module (MT/D)          Diode – Thyristor module (MD/T)          2. Circuit Schematic          3. Average On-state Current, A          4. Voltage Code          5. Package Type (M.F)          6. Ambient Conditions:          N – Normal       </p>	MT	3	-	165	-	22	-	F	-	N	1	2		3		4		5		6	<p><sup>1)</sup> The screws must be lubricated</p>
MT	3	-	165	-	22	-	F	-	N												
1	2		3		4		5		6												
	UL certified file-No. E255404																				

The information contained herein is confidential and protected by Copyright.  
 In the interest of product improvement, Proton-Electrotex reserves the right to change data sheet without notice.




**Fig 1 – On-state characteristics of Limit device**

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

Coefficients for max curves		
	$T_j = 25^\circ\text{C}$	$T_j = T_{j\max}$
<b>A</b>	0.943585	0.659211
<b>B</b>	0.891706	1.352412
<b>C</b>	-0.442302	-0.590725
<b>D</b>	0.411509	0.549600

**On-state characteristic model (see Fig. 1)**



**Fig 2 – Transient thermal impedance**

Analytical function for Transient thermal impedance junction to case  $Z_{thjc}$  for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left( 1 - e^{-\frac{t}{\tau_i}} \right)$$

Where  $i = 1$  to  $n$ ,  $n$  is the number of terms in the series.

$t$  = Duration of heating pulse in seconds.


$Z_{thjc}$  = Thermal resistance at time  $t$ .

$R_i$  = Amplitude of  $p_{th}$  term.


$\tau_i$  = Time constant of  $r_{th}$  term.

i	1	2	3	4	5	6
$R_i$ , K/W	0.0007653	0.00703	0.01629	0.04126	0.01513	0.09951
$\tau_i$ , s	0.0002111	0.002366	0.06905	0.1909	0.6646	6.64


**Transient thermal impedance junction to case  $Z_{thjc}$  model (see Fig. 2)**




**Fig 3 – Gate characteristics – Trigger limits**




**Fig 4 - Gate characteristics – Power curves**




**Fig 5 - Total recovered charge,  $Q_{rr-i}$  (integral)**




**Fig 6 - Recovered charge,  $Q_{rr}$  (linear)**




**Fig 7 - Peak reverse recovery current,  $I_{rm}$**




**Fig 8 - Recovery time,  $t_{rr}$  (50% chord)**




**Fig 9 – On-state power loss (sinusoidal current waveforms)**




**Fig 10 - On-state power loss (rectangular current waveforms)**




**Fig 11 – Maximum case temperature (sinusoidal current waveforms)**



**Fig 12 - Maximum case temperature (rectangular current waveforms)**



**Fig 13 – Maximum surge and  $I^2t$  ratings**



**Fig 14 - Maximum surge ratings**